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Abstract—This paper presents for the first time the results of
charge-pumping (CP) measurements of FILOX vertical tran-
sistors. The aim of these measurements is to provide infor-
mation on the density of interface traps at the Si-SiO2 in-
terface fabricated in a non-standard process. Flat-band and
threshold voltage, as well as density of interface traps are de-
termined. Good agreement between threshold-voltage values
obtained from CP and I-V measurements is observed.
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1. Introduction
Vertical transistors (VMOSFETs) offer increased packing
density when compared to standard CMOS transistors at
a defined technology node (e.g., [1]). So far several papers
have appeared discussing the structure of a vertical tran-
sistor, fabrication method and performance (e.g., [2–4]).
In terms of electrical characterization the analysis of
standard I-V and C-V characteristics has been presented
only.
Therefore, the aim of this paper is to address for the
first time the issue of interface traps in vertical transistors
through charge-pumping studies. While charge pumping
measurements of power double-diffused vertical transistors
(VDMOSFET) have been reported in, e.g., [5], the devices
investigated in that work are totally different from those
studied in this paper.
2. Experimental
The devices were fabricated by the University of Southamp-
ton using the self-aligned fillet (or spacer) local oxida-
tion (FILOX) that enables a thin second field oxide to
be grown in the active area without oxidizing the side-
walls of the pillars. For details of the fabrication process
(see [6]).
Process flow and a schematic cross-section of the device
with surround gate are shown in Fig. 1a. A photo of the
device is presented in Fig. 1b. Vertical transistors with two
different values of gate oxide thickness (7 nm and 4 nm)
were investigated.
Fig. 1. Vertical MOSFET: (a) process flow and schematic cross-
section of a FILOX; (b) photo of the device.
3. Results of electrical characterization
3.1. Analysis of I-V characteristics
A family of output characteristics measured on MOSFETs
with the same channel dimensions but gate oxide thickness
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of 7 nm and 4 nm is shown in Fig. 2. It may be seen
that the saturation drain current of 4-nm VMOSFETs is
more than an order of magnitude higher than that of devices
with 7-nm oxide at the same gate voltage. While significant
Fig. 2. Output characteristics of a FILOX vertical MOSFET:
(a) tox = 7 nm; (b) tox = 4 nm.
enhancement of drain current is a positive consequence of
the reduction of gate-oxide thickness, considerable increase
of gate current is not. In Fig. 3 transfer characteristics of
7-nm and 4-nm VMOSFETs are shown, respectively, with
gate current added for comparison. As seen, gate current
is practically negligible in the case of 7-nm VMOSFETs,
whereas for 4-nm devices it is comparable to the drain
current in the above-threshold region and much higher in
the subthreshold region (Fig. 3b). Thus, in terms of leakage
current the quality of 4-nm gate oxide is much worse than
that of the 7-nm oxide. Threshold voltage determined from
Fig. 3. Transfer characteristics: (a) of a 7-nm FILOX vertical
MOSFET; (b) of a 4-nm FILOX vertical MOSFET.
the linear region and from transfer characteristics plotted in
logarithmic-linear scale is approximately 2.4 V and 2.5 V
for devices with 7-nm oxide and around 1.1 V for 4-nm
VMOSFETs.
3.2. Charge-pumping measurements
Charge-pumping (CP), in its numerous forms, yields in-
formation on the density, energy levels and other prop-
erties of interface traps. Its main advantage is the fact
that the device under test is a MOSFET, therefore no spe-
cial test structures have to be fabricated. The method con-
sists in switching the transistor between accumulation and
strong inversion and measuring the DC substrate current
that is caused by carrier recombination in interface traps.
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The maximum charge-pumping current Icpmax is a measure
of interface-trap density according to [7]:
Icpmax = AG q f Nit , (1)
where: AG – gate area, q – elementary charge, f – gate-
signal frequency, Nit – total density of interface traps per
unit area.
Equation (1) indicates that the maximum charge-pumping
current is proportional to gate-signal frequency. Therefore
the straight line obtained in Fig. 4 for devices with gate-
oxide thickness of 7 nm indicates that the measured current
is, indeed, related to charge-pumping. Similar results have
been obtained in the case of 4-nm VMOSFETs.
Fig. 4. Maximum charge-pumping current as a function of fre-
quency (tox = 7 nm).
Fig. 5. Charge-pumping current as a function of base voltage for
transistors located in several different chips (tox = 7 nm).
Charge-pumping current measured as a function of base
voltage on transistors located in different chips (but all with
the same gate dimensions) is shown in Fig. 5 for gate-
oxide thickness of 7 nm. The results are comparable for all
measured devices, which indicates good spatial uniformity
of the fabrication process. In the case of 4-nm VMOSFETs
the discrepancies between CP curves obtained from devices
located at different chips are higher.
Fig. 6. Charge-pumping current as a function of base volt-
age with gate-signal amplitude as a parameter (a) tox = 7 nm;
(b) tox = 4 nm. The results of repeated measurement are marked
as squares.
The results of CP current measurements as a function of
base voltage with gate-signal amplitude as a parameter
are presented in Fig. 6 for gate-oxide thickness of 7 nm
and 4 nm. In the first case the amplitude of the gate signal
was successively increased from 1.5 V to 7 V and then
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the whole measurement sequence was repeated once. The
only difference in the case of tox = 4 nm was that the ampli-
tude varied between 0.5 V and 1.5 V. The results of the first
measurement sequence are represented by solid lines, while
those of the second sequence by empty squares. Since the
difference between the results obtained in either sequence is
little, it may be concluded that measurements did not cause
visible generation of interface traps. It should be noted that
transistors with tox = 7 nm did not break down even at high
electric fields in the gate oxide (> 10 MV/cm), while those
with tox = 4 nm were damaged at lower electric fields. This
indicates again that the quality of the 4-nm oxide is worse
than that of the 7-nm one. This is probably the reason for
our failure to obtain saturation of the maximum CP current
with increasing amplitude for tox = 4 nm.
Comparison of the curves obtained at gate-voltage am-
plitude of 1.5 V and shown in Fig. 6 for devices with
gate-oxide thickness of 7 nm and 4 nm, respectively, in-
dicates that the maximum CP current is lower in the case
of tox = 7 nm. The possible reasons for this effect are:
– lower density of interface traps for tox = 7 nm (better
quality of the SiO2-Si interface);
– smaller part of the energy gap is investigated in de-
vices with 7-nm oxide (surface potential is a weaker
function of gate voltage than in the case of 4-nm
oxide);
– switching the devices with 7-nm oxides between ac-
cumulation and strong inversion is more difficult
at such low amplitudes because their threshold volt-
age is higher than that of transistors with 4-nm oxide.
Comparison at higher amplitudes of gate voltage could not
be made due to breakdown of the latter devices.
In the case of n-channel devices the location of the ris-
ing edge of the CP curve brings information on the value
of the threshold voltage VT (shifted in the direction of
lower values by gate-voltage amplitude), whereas the lo-
cation of the falling edge is a straight indication of the
flat-band voltage VFB [8]. The obtained values of the flat-
band and threshold voltage of a device with gate-oxide
thickness of 7 nm are shown in Fig. 7 as a function of
gate-signal amplitude. The value of flat-band voltage is ap-
proximately 1 V, and a weak dependence on gate-voltage
amplitude is observed. If the amplitude is sufficiently high,
the values of threshold voltage saturate at the level of 2.6 V,
which is in very good agreement with values obtained from
I-V curves. It should be noted, however, that saturation of
the CP curve would be expected in this case at gate-voltage
amplitudes of 2− 3 V, while in reality amplitudes of at
least 5− 6 V are required. The explanation of this phe-
nomenon is not known at this stage.
In the case of device with tox = 4 nm both flat-band and
threshold voltage are strong functions of gate-voltage am-
plitude. This again is most probably due to the fact that no
saturation of the maximum CP current could be obtained
for those devices.
Fig. 7. Flat-band and threshold voltage as a function of gate-
signal amplitude (tox = 7 nm).
As it had been mentioned before, the maximum charge-
pumping current is used to determine the total density of in-
terface traps Nit . Since it was not possible to obtain well-
behaved CP curves in the case of tox = 4 nm, only devices
with gate-oxide thickness of 7 nm are considered here. In-
terface trap density Nit measured for devices with different
channel width varies between 1.3 ·1011 cm−2 to 1012 cm−2
in a random manner. The reasons for these variations are
not known at this stage.
4. Conclusions
Charge-pumping measurements were performed for the
first time on FILOX vertical transistors. Well-behaved CP
curves were obtained in the case devices with gate ox-
ide thickness of 7 nm, whereas no saturation of CP cur-
rent was obtained for VMOSFETs with tox = 4 nm, most
probably due to high gate leakage current. For devices
with tox = 7 nm values of flatband and threshold volt-
age, as well as total density of interface traps, were deter-
mined. Threshold-voltage values were in good agreement
with those obtained from I-V curves. Further studies are
required to explain why considerably higher gate-voltage
amplitudes than indicated by VT and VFB values are needed
for the CP current to saturate, and why interface trap den-
sity varies for devices with different channel length.
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